## **Listing of Claims:**

- 1. (currently amended) An OR gate circuit, comprising:
- a first input;
- a second input;
- a double-gated field effect transistor including,
  - a source,
  - a top gate coupled to the first input,
  - a bottom gate coupled to the second input, [[and]]
  - a drain, and
  - a channel having a cross-sectional U-shape coupled to the source and drain;

and

an output coupled to the drain.

- 2. (original) The OR gate circuit of claim 1, wherein the field effect transistor is a PMOS transistor.
- 3. (original) The OR gate circuit of claim 1, further comprising a precharge transistor coupled to the drain to effect a low voltage on the drain.
- 4. (original) The OR gate circuit of claim 3, wherein the precharge transistor is a NMOS transistor.
  - 5. (currently amended) An OR gate circuit, comprising
  - a first input;
  - a second input;
  - a double-gated field effect transistor including,

2

- a substrate,
- a bottom gate disposed on the substrate and coupled to the second input,
- a dielectric disposed on the bottom gate and the substrate,
- a channel having a cross-sectional U-shape disposed on the dielectric,
- a source disposed on the dielectric and having a source extension extending from the main body of the source and coupled to the channel,
- a drain disposed on the dielectric and having a drain extension extending from the main body of the drain and coupled to the channel,
  - a gate insulator disposed on the channel,
  - a top gate disposed on the gate insulator and coupled to the first input,
- a first spacer disposed between the top gate and the source and proximate to the source extension, and
- a second spacer disposed between the top gate and the drain and proximate to the drain extension; and
- an output coupled to the drain.
- 6. (original) The OR gate circuit of claim 5, wherein the field effect transistor is a PMOS transistor.
- 7. (original) The OR gate circuit of claim 5, further comprising a precharge transistor coupled to the drain to effect a low voltage on the drain.
- 8. (original) The OR gate circuit of claim 7, wherein the precharge transistor is a NMOS transistor.
  - 9. (canceled)

- 10. (original) The OR gate circuit of claim 5, wherein the gate insulator has a cross-sectional U-shape.
  - 11. (original) The OR gate circuit of claim 5, wherein the channel is undoped.
- 12. (original) The OR gate circuit of claim 5, further comprising a plurality of exterior spacers disposed on the substrate and proximate to the dielectric layer, source, and drain.
- 13. (original) The OR gate circuit of claim 12, further comprising an insulator layer disposed on the substrate and coupled to the exterior spacers.
  - 14. (withdrawn) A NOR gate circuit, comprising:
  - a first input;
  - a second input;
  - a double-gated field effect transistor including,
    - a source,
    - a top gate coupled to the first input,
    - a bottom gate coupled to the second input, and
    - a drain; and

an output coupled to the drain.

- 15. (withdrawn) The NOR gate circuit of claim 14, wherein the field effect transistor is an NMOS transistor.
- 16. (withdrawn) The NOR gate circuit of claim 14, further comprising a precharge transistor coupled to the drain to effect a high voltage on the drain.
- 17. (withdrawn) The NOR gate circuit of claim 16, wherein the precharge transistor is a PMOS transistor.

4

- 18. (withdrawn) A NOR gate circuit, comprising
- a first input;
- a second input;
- a double-gated field effect transistor including,
  - a substrate,
  - a bottom gate disposed on the substrate and coupled to the second input,
  - a dielectric disposed on the bottom gate and the substrate,
  - a channel disposed on the dielectric,
- a source disposed on the dielectric and having a source extension extending from the main body of the source and coupled to the channel,
- a drain disposed on the dielectric and having a drain extension extending from the main body of the drain and coupled to the channel,
  - a gate insulator disposed on the channel,
  - a top gate disposed on the gate insulator and coupled to the first input,
- a first spacer disposed between the top gate and the source and proximate to the source extension, and
- a second spacer disposed between the top gate and the drain and proximate to the drain extension; and
- an output coupled to the drain.
- 19. (withdrawn) The NOR gate circuit of claim 18, wherein the field effect transistor is a NMOS transistor.
- 20. (withdrawn) The NOR gate circuit of claim 18, further comprising a precharge transistor coupled to the drain to effect a high voltage on the drain.

5

- 21. (withdrawn) The NOR gate circuit of claim 20, wherein the precharge transistor is a PMOS transistor.
- 22. (withdrawn) The NOR gate circuit of claim 18, wherein the channel has a cross-sectional U-shape.
- 23. (withdrawn) The NOR gate circuit of claim 18, wherein the gate insulator has a cross-sectional U-shape.
  - 24. (withdrawn) The NOR gate circuit of claim 18, wherein the channel is undoped.
- 25. (withdrawn) The NOR gate circuit of claim 18, further comprising a plurality of exterior spacers disposed on the substrate and proximate to the dielectric layer, source, and drain.
- 26. (withdrawn) The NOR gate circuit of claim 18, further comprising an insulator layer disposed on the substrate and coupled to the exterior spacers.